blob: 2731d67baff247cfa4ea814576c52e966697a175 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
INPUTFILES=nor_gate
all: $(INPUTFILES)
.PHONY: all clean
%.o: %.vhdl
ghdl -a $^
$(INPUTFILES): %: %.o
ghdl -e $@
test_%.vhdl: %.vhdl generate_test_file.py
./generate_test_file.py $< $@
test_$(INPUTFILES): %: %.o
ghdl -e $@
run_%: %
ghdl -r $^
sim_%: test_% %
-./$< --vcd=out.vcd
clean:
ghdl --clean
rm -f work*.cf
rm -f test_*.vhdl
|