From 211d0ff6835017ba4c237fa909837ca84e1e095b Mon Sep 17 00:00:00 2001
From: Julian T <julian@jtle.dk>
Date: Mon, 31 May 2021 11:30:40 +0200
Subject: Add many more solutions and notes

---
 sem6/dig/m2/ex1.vhdl | 23 +++++++++++++++++++++++
 1 file changed, 23 insertions(+)
 create mode 100644 sem6/dig/m2/ex1.vhdl

(limited to 'sem6/dig/m2/ex1.vhdl')

diff --git a/sem6/dig/m2/ex1.vhdl b/sem6/dig/m2/ex1.vhdl
new file mode 100644
index 0000000..33b187c
--- /dev/null
+++ b/sem6/dig/m2/ex1.vhdl
@@ -0,0 +1,23 @@
+-- TEST_START{"inputs": ["sw1", "sw2", "sw3", "sw4"], "outputs": ["l1", "l2", "l3", "l4"], "testin": ["0000", "0001", "0101", "1101", "1010"]}TEST_STOP
+LIBRARY IEEE;
+USE IEEE.STD_LOGIC_1164.all;
+
+ENTITY ex1 IS
+    PORT(
+        sw1: IN STD_LOGIC;
+        sw2: IN STD_LOGIC;
+        sw3: IN STD_LOGIC;
+        sw4: IN STD_LOGIC;
+        l1: OUT STD_LOGIC;
+        l2: OUT STD_LOGIC;
+        l3: OUT STD_LOGIC;
+        l4: OUT STD_LOGIC);
+END ex1;
+
+ARCHITECTURE impl OF ex1 IS
+BEGIN
+    l1 <= sw1;
+    l2 <= sw2;
+    l3 <= sw3;
+    l4 <= sw4;
+END impl;
-- 
cgit v1.2.3